Abstract-Scaling the minimum feature size of VLSI circuits to sub-quarter micron and its clock frequency to 3GHz has caused crosstalk noise to become a serious problem that degrades the performance and reliability of high speed integrated circuits. This paper presents an efficient method for computing the capacitive crosstalk in sub-quarter micron VLSI circuits. In this paper, we present a complete analytical crosstalk noise model which incorporates all physical properties including victim and aggressor drivers, distributed RC characteristics of interconnects and coupling locations in both victim and aggressor lines. We present closed-form analytical expressions for peak noise and noise width to estimate on-chip crosstalk noise and also shown that crosstalk can be minimized by wire spacing and wire sizing optimization technique. These models are verified for various deep submicron technologies.
I. INTRODUCTION
Advancement in the field of very large scale integration (VLSI) have lead to a decrease in device geometries (deep submicron technology), high device densities, high clock rates, and thus small signal transition times. Thus, interconnection lines that were once considered to be electrically isolated can now interfere with each other and have an important impact on system performance and correctness. One such interaction caused by parasitic coupling between wires is known as crosstalk. If not carefully considered during design validation, crosstalk can cause extra signal delay, logic hazards, and even circuit malfunction. Accurate modeling and simulation of interconnect delay due to crosstalk thus becomes increasingly important in the design of high-performance integrated circuits.
The net on which noise is being induced is called the victim net whereas the net that induces this noise is called the aggressor net. Crosstalk noise not only leads to modified delays [2] , [ 3] but also to potential logic malfunctions [4] , [ 5] . To be able to deal with the challenges brought by this recently emerging phenomenon, techniques and tools to estimate and avoid crosstalk noise problems should be incorporated into the IC design cycle from the early stages. Any such tool requires fast yet accurate crosstalk noise models both to estimate noise and also to see the effects of Manuscript received September 19, 2011 ; revised December 3, 2011. P. V. Hunagund is with the Department of Applied Electronics, Gulbarga University, Gulbarga, India (e-mail:prabhakar.hunagund@gmail.com).
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various interconnect and driver parameters on noise. Several papers, which propose crosstalk models, can be found in recent literature. In [6] , telegraph equations are solved directly to find a set of analytical formulae for peak noise in capacitively coupled bus lines. [7] derives bounds for crosstalk noise using a lumped model but assuming a step input for aggressor driver. The peak noise expression in [7] is extended by [8] , [9] to consider a saturated ramp input and a π circuit to represent the interconnect. These models fail to represent the distributed nature of the interconnect. In [10] , an Elmore delay like peak noise model is obtained for general RC trees but it assumes an infinite ramp input. This assumption causes the model to significantly overestimate peak noise, especially for small aggressor slews, which is very likely to occur in today's deep submicron designs. Devgan's metric has been improved in [11] . Interconnect crosstalk can be modeled and minimized using different techniques [14] , [15] .
In this paper, a much improved crosstalk noise model, called the 2π-model is discussed. It overcomes major drawbacks of existing models by taking into consideration many key parameters, such as the aggressor slew at the coupling location, the coupling location at the victim net (near-inverter or near-receiver), and the coarse distributed RC characteristics for victim net. It includes simple closed-form expressions to estimate both peak noise and noise width and provides very clear physical meaning for key noise contribution terms. All these characteristics of model 2π make it ideal to guide noise-aware layout optimizations explicitly. It is also shown that crosstalk can be minimized by various other optimization techniques [18] , [19] .
II. AN IMPROVED 2Π CROSSTALK NOISE MODEL

A. 2-π Model and its Analytical Waveform
For simplicity, we first explain 2-π model for the case where the victim net is an RC line. We will extend the 2-π model to a general RC tree in Section 2.3. For a victim net with some aggressor nearby, as shown in Fig. 1(a) , let the aggressor voltage pulse at the coupling location be a saturated ramp input with transition time (i.e., slew) being t r and the interconnect length of the victim net before the coupling, at the coupling and after the coupling be L s , L c and L e , respectively. The 2-π type reduced RC model is generated as shown in Fig. 1(b Fig. 1(a) in the following manner. The coupling node (node 2) is set to be the center of the coupling portion of the victim net, i.e., L s + L c /2 from the source. Let the upstream and downstream interconnect resistance capacitance at Node2 be R s /C s and R e /C e , respectively. Then capacitance values are set to be
Compared with [12] , [13] which only used one lumped RC for the victim net, it is obvious that our 2-π model can model the coarse distributed RC characteristics. In addition, since we consider only those key parameters, the resulting 2-π model can be solved analytically. Fig. 1(a) . The layout of a victim net and aggressor above it 
Writing the transfer function H(s) into the poles/residues form: ( ) 
The 2-π model has been tested extensively and its waveform from (5) can be shown to be almost identical compared to HSPICE simulations.
B. Closed-Form Noise Amplitude and Width
When although the closed-form noise waveform has been derived in the previous subsection, the solution by itself is still quite complicated. Moreover, it provides little intuition about some key measurements for crosstalk noise, such as noise peak amplitude and noise width, which are very important to guide noise reduction by interconnect optimizations. Simple closed-form expressions for these measurements are highly desired, since they provide more insight about how various interconnect parameters affect the crosstalk noise and to what extent. In this subsection, we will further simplify the original 2-π model and derive closed-form formulae for noise amplitude and noise width.
Using dominant-pole approximation method in a similar manner like [14] (6) where the coefficient are
It is interesting to observe that t x is in fact the RC delay term from the upstream resistance of the coupling element times the coupling capacitance, while t v is the distributed Elmore delay of victim net.
We will further discuss their implications later computing the inverse Laplace transform of (6). We can obtain the following simple time domain waveform It is also interesting to compare with the recent work by [17] , where the peak noise with saturated ramp input can be [17] gives twice peak noise.
Peak noise amplitude V max is not the only metric to characterize noise. Under some circumstance, even the peak noise exceeds certain threshold voltage, a receiver may still be noise immune. This can be characterized by some noise amplitude versus width plots. The noise width is defined as follows. In this paper, we set the threshold voltage v t to be half of the peak noise voltage, v t =v max /2. Then the noise width of (13) is simplified into As for the time complexity, since we have the closed-form expressions for the poles, residues, and waveform for each pole/residue pair, the computation time for transfer function and waveform for a given 2-π model can be done in constant time. To reduce the original circuit to the 2-π model, we only need a linear traversal (to compute upstream downstream interconnect resistance/capacitance at the coupling node) of the victim net, which can be done in linear time as well as in [12] , [18] . It is obviously the lower bound of the computational complexity for any reasonable noise model.
III. NOISE AVOIDANCE TECHNIQUE
A general case for two coupled lines is shown in Fig. 3 .
Both aggressor and victim lines are divided into 3 regions: interconnect segment before coupling location, coupling location and interconnect segment after coupling location. These regions of aggressor and victim lines are represented by L al , L c , L ar , L vl and L vr as seen in the Fig. 3 . We propose the linear model shown in Fig.4 , to compute crosstalk noise at the receiver of victim net. Victim driver is modeled by effective holding resistance R h , whereas aggressor driver is modeled by an effective Thevenin model consisting of a saturated ramp voltage source with a slew rate of t r and the Thevennin resistance R th . Other components of our model are computed based on the technology and geometrical information obtained from Fig. 3 . Coupling node (node 2 in aggressor net and node 5 in victim net) is defined to be the middle of coupling location for both nets, i.e. L al + L c /2 away from aggressor driver and L vl + L c /2 away from the victim driver. For the aggressor net, let the upstream and downstream resistance-capacitance at node 2 be R a1 -C au and R a2 -C ad respectively. Then, C a1 = C au /2, Ca2 = (C au +C ad )/2 and C a3 = C ad /2+C la . Similarly for the victim net, let the upstream and downstream resistance capacitance pair at node 5 be R v1 -C vu and R v2 -C vd respectively. Then, C v1 = C vu /2, C v2 = (C vu + C vd )/2 and C v3 = C vd /2 + C lv . To simplify the analytical calculation of transfer function H(s) from V in to V out , we initially decouple the aggressor line from victim line (Fig.5(a) ), and compute the transfer function from V in to V 2 . We then apply V 2 (s) to the victim line as seen in Fig. 5 (b) . This assumption is valid when victim line is not loading aggressor line at node 2 significantly. For a wire of fixed width, its coupling capacitance decreases while its ground capacitance increases, as its spacing to a neighbor wire increases. The decreasing of coupling capacitance is easily explained by the inverse relation between capacitance and distance. Increasing of ground capacitance is due to the fact that as spacing between two wires increases, some of the field lines contributing to coupling capacitance fail reaching the neighbor wire and start contributing to ground capacitance (Fig. 6(b) ). From our model, From Eq. (15), δv peak /δC C is positive but diminishes when t v >> t r in which case reduction in coupling capacitance doesn't help peak noise reduction. Eqn's (16, 17, 18, 19, 20, 21) show that an increase in the ground caps of both victim and aggressor lines help reduce noise on the victim net. Their relative effectiveness's are as follows. As can be seen from (22 -23), for the same amount of increase in ground capacitance, peak noise reduction is most effected from near sink capacitances in both victim and aggressor lines.
B. Wire Sizing
As a wire's width is increased, its resistance decreases and its ground capacitance increases (Fig. 6(a) ). If we look at how noise peak is affected by changes in interconnect resistances, we get the following sensitivities from our model. Equation (24) shows that the effect of R v1 on noise reduction is very similar to that of R h . On the other hand, from Equations (25, 26, 27), the effects of R v2 , R a1 and R a2 are opposite.
Peak noise increases as these resistances are decreased. As a result, when a victim wire's width is increased, the change in peak noise depends on Eqn's (16, 17, 18, 25, 26 ). Eqn's (25 and 26) show the importance of coupling location on how effective wire sizing will be. If the coupling location is close to victim driver, Eq.(26) will be more effective than Eq. (25) and thus effect of wire sizing on noise reduction will diminish. Wire sizing will be most effective when coupling location is close to victim receiver.
On the other hand, the effect of increasing an aggressor wire's width depends on relative magnitudes of δv peak /δC ai and δv peak /δR ai . By looking at Eqn's (19, 20, 21, 26, 27) , it can be seen that the capacitance sensitivities are greater in magnitude than resistance sensitivities. Thus if R ai decrease as much as C ai increase as a result of width increase, this will help reduce noise on the victim receiver input. For validation interconnect parameters are considered from 32nm and 55nm technologies. Output voltages are observed for normal driver size and also by increasing driver size as shown in Table  1 ,2,3 &4.It is observed that crosstalk can be minimized by interconnect optimization. 
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IV. CONCLUSION
In this paper, we presented a 2π crosstalk noise model which incorporates all victim and aggressor driver/ interconnect physical parameters including coupling locations on both victim and aggressor nets. We derived analytical expressions for the important metrics of crosstalk noise height and width using this model. Crosstalk noise minimization technique using on-chip wire spacing and sizing are also developed and validated for deep submicron technologies. Output voltage is observed for normal wire size as well as for optimized wire size/spacing and shown that crosstalk can be minimized by interconnects optimization.
